Pentacene thin-film transistors operated at low voltages have been realized by employing hybrid dielectrics, poly͑4-vinylphenol͒ ͑PVP͒-capped MgO. The MgO film was deposited by reactive evaporation of magnesium in oxygen. The PVP layer plays a role in modifying the surface morphology of the MgO layer, and the images of atomic force microscopy for the PVP-capped MgO films show a root-mean-square roughness of 1 nm. The hybrid dielectric has a dielectric constant of 7.05 with a dielectric strength. Organic thin-film transistors ͑OTFTs͒ are currently an attractive research area because they can be fabricated at low temperatures with a simple fabrication process. Furthermore, a reduced processing temperature allows a wide range of materials for the flexible substrates, which makes OTFTs attractive for use in numerous lowcost electronics applications.
Organic thin-film transistors ͑OTFTs͒ are currently an attractive research area because they can be fabricated at low temperatures with a simple fabrication process. Furthermore, a reduced processing temperature allows a wide range of materials for the flexible substrates, which makes OTFTs attractive for use in numerous lowcost electronics applications. [1] [2] [3] [4] [5] Substantial progress has been made in developing OTFTs, whose electrical characteristics have already reached the level of hydrogenated amorphous silicon ͑a-Si:H͒. 6 However, these OTFTs generally have a large source-drain or gate bias, typically greater than 20 V. This hinders the development of OTFTs in low-power and low-cost electronics applications.
Because the density of induced charges at the dielectric/ semiconductor interface is proportional to the capacitance of the dielectric, the use of high-dielectric-constant ͑k͒ materials or the ultrathin gate dielectric allows the necessary charge to accumulate at low gate voltages. Thus, a reduction of operating voltage for OTFTs has been linked to the use of high-k metal-oxide films grown either by sputtering 7, 8 or by anodization. 9 In addition, the polymer dielectric embedded with high-k metal-oxide nanoparticles has also been demonstrated to lower the operating voltage. 10, 11 However, those dielectrics generally cause a high leakage current and are less compatible with the growth of organic crystals. Spin-coating a thin polymer layer or a self-assembled monolayer has been demonstrated as a simple but effective way to modify the surface properties of a highk dielectric surface and hence further enhance the OTFT performance. [12] [13] [14] In this article, we report the reduction of operating voltage of OTFTs by employing a hybrid dielectric layer which is composed of a bottom layer of magnesium oxide ͑MgO͒ and a top layer of poly͑4-vinylphenol͒ ͑PVP͒ layer. The MgO was prepared by a simple thermal reactive evaporation at room temperature. We found that the PVP layer spun on the rough MgO surface can smooth the dielectric surface morphology and help to improve the electrical performance of the pentacene layer. This improvement, together with its high capacitance, makes high-performance OTFTs with a low operating voltage feasible.
Experimental
The OTFT devices were fabricated on aluminum-coated glass, which served as a gate electrode. Prior to the MgO deposition, the substrates were treated with a UV ozone cleaner for 15 min. For the growth of MgO thin films, magnesium flux was evaporated from an electrically heated tungsten boat with a base pressure of 6 ϫ 10 −6 Torr and subsequent reaction with oxygen. The oxygen was introduced through a mass-flow controller at a flow rate of 5 sccm and a pressure of 8 ϫ 10 −5 Torr. The deposition rate and thickness of MgO were 1 Å/s and 125 nm, respectively. In order to get a better crystalline phase, the substrate was heated at 100°C for 5 min, which resulted in improved optical and electrical properties of the MgO thin films. 15 The as-grown MgO films were found to be rough with a root-mean-square ͑rms͒ roughness of around 6 nm. In order to minimize the degree of layer roughness, the surface of the MgO dielectric layer was coated with PVP polymer, which was prepared by spin-coating a solution of PVP ͑2 wt %͒ and poly͑melamineco-formaldehyde͒ ͑0.5 wt %͒ in propylene glycol monomethyl ether acetate. The sample was then prebaked at 100°C for 5 min, followed by baking at 200°C for 20 min to cross-link the polymer. A 50 nm thick pentacene layer ͑Sigma-Aldrich, ϳ98% purity͒ was thermally evaporated at a rate of 0.5 Å/s from a crucible. Finally, a 50 nm thick gold ͑Au͒ layer was thermally evaporated onto the pentacene film through a shadow mask to form the source and drain electrodes with a channel length of 150 m and a width of 2 mm. The X-ray diffraction ͑XRD͒ spectra of the MgO thin films were measured using Philips analytical instrument. The current-voltage ͑I-V͒ characteristics of the devices were measured under nitrogen atmosphere using an HP 4156C semiconductor parameter analyzer. The capacitance-voltage ͑C-V͒ measurements at an ac signal frequency of 1 kHz were performed with a HP 4980A Precision LCR meter.
Results and Discussion
To gain insight into the structural properties of the MgO thin film, the films were characterized by XRD. Figure 1 shows the XRD spectra of the MgO thin films grown at room temperature and 100°C. The MgO film deposited at room temperature exhibit an amorphous nature, while the film grown at 100°C shows a polycrystalline nature. As shown in Fig. 1 , the MgO films tend to reveal a cubic phase with two main peaks, ͑111͒ and ͑200͒. The lattice constant determined from XRD intensity is found to be 4.21 Å, which is consistent with those reported by previous researchers for MgO thin films grown by other techniques. 16 It shows that substrate heating can provide the kinetic energy or driving force needed for the asdeposited molecules to result in the polycrystalline MgO thin films and thus the polycrystalline films. The report provides an advantageous technique to grow the polycrystalline MgO films with a highk dielectric by reactive evaporation at low substrate temperatures, even at 100°C, for transparent and flexible electronic applications.
To determine the insulating properties of the gate dielectric materials, capacitance and leakage-current measurements were carried out in metal-insulator-metal ͑MIM͒ configuration ͑Al/MgO/Al and Al/MgO/PVP/Al͒. Figure 2a shows C-V characteristics of a 125 nm z E-mail: gchu@gate.sinica.edu.tw thick MgO film and MgO modified with a thin PVP film ͑50 nm͒, each with a capacitor area of 3 ϫ 10 −2 cm 2 . The capacitance of the MgO and PVP-capped MgO ͑MgO/PVP͒ dielectrics is 74.7 and 35.7 nF/cm 2 , respectively. A standard parallel plate capacitor model was used to measure the dielectric constant of the MgO and stacked dielectric ͑PVP/MgO͒. 17 The dielectric constants of MgO and MgO/PVP are estimated as 10.5 and 7.05, respectively. Although the loss of the dielectric constant happened during the serially connected dielectric layers, the capacitance value of the MgO/PVP bilayer is greater than that of PVP dielectric. 18 The addition of a PVP layer results in a significant reduction of leakage current of MgO, as observed in the current density-voltage ͑J-V͒ characteristics of Fig.  2b . Both Al/MgO/Al and Al/MgO/PVP/Al devices show symmetric J-V characteristics along positive and negative biases. The leakage current of the MgO/PVP film is found to be 2.1 ϫ 10 −8 A/cm 2 at 3 V, as compared to 2.4 ϫ 10 −5 A/cm 2 for the MgO film. Although the dielectric constant of the MgO/PVP film is lower than that of the MgO film, it exhibits a superior dielectric strength. This suggests that it should be possible to further scale down the dielectric layer thickness for reducing the operating voltage or increasing the output current of OTFT devices.
The surface morphology of the bare MgO and MgO/PVP films is shown in Fig. 3a and c. As expected, the MgO film shows poor surface morphology with an rms roughness of 6.1 nm. Spin-coating of PVP on the MgO surface results in a smooth dielectric surface morphology with an rms roughness of 1 nm and changes the surface energy of the dielectric. 13 As a result of this, the pentacene thin films on these dielectrics have completely different surface morphologies, as shown in Fig. 3b and d . During the reactive thermal evaporation, the deposited MgO film typically has a surface morphology that is governed by the underlying surface, resulting in some shadowed areas due to the protrusions. The subsequent growth of a pentacene layer that is thermally evaporated on top of this MgO layer follows these protrusions, resulting in a higher nucleation density. In this case, voids also exist where the protrusions shadow the underlying 
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Electrochemical and Solid-State Letters, 11 ͑5͒ H118-H120 ͑2008͒ H119 surface of the MgO film from the deposited pentacene molecules. In contrast, the smooth surface morphology suggests that the PVP, being deposited from solution, completely fills the valley regions and other interface nonuniformities. This results in an increase of the surface diffusion of pentacene molecules as well as a considerable decrease of nucleation density. 18 Therefore, the pentacene on MgO/PVP film forms a polycrystalline structure with several domain sizes. Figure 4a shows the drain current ͑I D ͒ vs drain-source voltage ͑V DS ͒ of the pentance-based OTFTs with the hybrid gate dielectrics at different gate voltages ͑V G ͒. The devices exhibit typical p-channel characteristics with good linear/saturation behavior, without any apparent positive drain current resulting from the gate leakage at V DS = 0 V. The transistors with bare MgO as gate dielectric have also been fabricated. However, the device shows poor performance which is limited by the rough MgO surface. 19 It is due to the movement of charge carriers out of the roughness valley or across those valleys at the semiconductor/dielectric interface. Moreover, the positive current at the 0 V drain bias, increasing with V G , is due to the leakage current from the source/drain electrodes to the gate electrodes ͑not shown in Fig. 4a͒ . Figure 4b shows the variation of I D and ͑−I D ͒ 1/2 as a function of V G measured at V DS = −5 V for the device with a hybrid dielectric. Strong field-effect modulation of the channel conductance can be observed to have an on/off current ratio ͑I on /I off ͒ as high as 10 3 ͑measured between the gate voltages of −5 and 1 V͒. The field-effect mobility and the threshold voltage of the OTFT measured at the drain-source voltage of −5 V are 0.66 cm 2 /Vs and −2.67 V, respectively. The threshold voltage is mainly dependent on the interface quality of the semiconductor/ dielectric interface. The higher the surface roughness of the gate dielectric, the larger the probability of the trapped charges at the interface. Such trapped charges could lead to the observed large threshold voltages. 20 
Conclusion
We have demonstrated that the operating voltage of OTFTs can be reduced by employing a robust hybrid gate dielectric. The hybrid dielectric is carried out with a simple deposition process and shows a high capacitance with a superior dielectric strength. The resulting OTFTs can be operated with an applied voltage of −5 V or lower. The OTFT possesses a field-effect mobility of 0.66 cm 2 /Vs, a threshold voltage of −2.67 V, and an on/off ratio of 10 3 . Thus, the OTFTs using hybrid dielectrics is a simple and promising way to increase the prospects of using OTFTs in low-cost electronic applications. 
